Introduction
In Digital Computer Design adder is an important component and it is used in multiple blocks of its architecture. In many Computers and in various classes of processor specialization, adders are not only used in Arithmetic Logic Units but also used to calculate addresses and table indices. There exist multiple algorithms to carry on addition operation ranging from simple Ripple Carry Adders to complex CLA. The basic operations involved in any Digital Signal Processing systems are Multiplication, Addition and Accumulation. Addition is an indispensible operation in any Digital, DSP or control system. Therefore fast and accurate operation of digital system depends on the performance of adders. Hence improving the performance of adder is the main area of research in VLSI system design. The performance and simulation results were presented. In nearly all digital IC design today, Addition and Multiplication is the most fundamental operation for any low power digital system, Digital Signal Processing (DSP) or control system. A fast and precise operation of a digital system is deeply influenced by the performance of the used Adders and Multipliers. Adders are basic component in any of the existing digital systems because of their wide use in other arithmetic operations such as subtraction, multiplication and division. Hence, performance of the binary adder would greatly advance the execution of binary operations inside a circuit consisted of such blocks. When taking into account the other parts of ICs, like area or power, the designer will discover that the hardware for addition will be a huge contributor to these areas. It is therefore valuable to select the right adder to develop and employ in a design because of the many factors it aspects in the overall ICs.
Objective
The aim of this work is to design and implement high speed Kogge-stone adder by using MUX with UT algorithm of Vedic mathematics and its multiplication concept and evaluate the performance of Kogge-stone adder for binary addition to reduce the size and increase the efficiency or processors speed. Implementation of this multiplier has been done on Xilinx 14.2 Spartan 6 series.
Vedic Multiplier
Vedic mathematics is defined as the ancient Indian system of mathematics which is based on sixteen principles or vedic mathematical formulae known as Sutras. The "Vedic" word derived from the word "Veda" which means the store house of all knowledge, this was reconstructed by ShriBharati Krishna Tirtha. According to him it reduces the cumbersome mathematical calculations into simple ones and find its applications in computing and DSPs. We discussed vedic multiplication algorithm to digital multipliers as multipliers play an important role in today"s Digital Signal Processing (DSP) and various other applications. With updating in technology advancement, many researcher scholars have tried and are trying to design, develop or implementation of multipliers which provide either of following features -high speed, less power consumption, regularity of layout and hence less area or even combination of them in one multiplier. This will used in making of various high speeds, low power, compact VLSI circuits. Multiplication is a mathematical operation that its simplest is an abbreviated method of adding an integer to itself, a defined number of times. A number (multiplicand) is added to itself a number of times as defined by another number (multiplier) to form a result (product).
In this research a simple digital multiplier based on the vedic mathematics sutra named UrdhvaTriyakbhyam (vertically and crosswise) sutra. In this sutra is presented as much more efficient multiplication algorithm as compared to the conventional process. 
A. UrdhvaTiryakbhyam
UrdhvaTiryakbhayam (UT) sutra is the vedic multiplication formula from the ancient Vedic mathematic which is suitable for the multiplication of decimal number, hexadecimal number and binary number. In figure 1 shown below the multiplication of two decimal numbers. UT algorithm has such features that are compatible with the digital systems, also it provides the fast computation because the partial product and their sums are calculated parallel. The Urdhav is a Sanskrit word which means vertical and Tiryagbhyam" means "crosswise" in English, UT vedicalgorithm computes crosswise and vertical operations between any two given numbers. The method is customized for the multiplication is based on the theory in which generation of the partial products and additions are done concurrently which increases the speed of multiplication operation and performance.
B. UT Multiplier
UT is a novel conception through which throughput is obtained concurrently. Creation of partial products and their addition is obtained using UT algorithm which is described in figure 1 . It reduces the need of resources from processors to function at high frequencies demands which are its unique feature and due to this it differs from other conventional process. Other benefits of Vedic UT based Multiplier is that as the number of bits increases, area and gate delay increases at a faded rate as contrast to other multipliers. Hence it is efficient in all terms such as power, time & area.
Based on above equations, the final result is C 2 S 2 S 1 S 0 . Similarly, the other cases can be calculated for all 2x2 bits module, 4x4, 8x8, 16x16 and nxn bits module so on.
Figure 1: Multiplication of two decimal numbers using UT vedic algorithm
Above example shows that how UT vedic algorithm can be done by following all the steps. 
MUX as a XOR Gate

Kogge-Stone Adder (KSA)
The Kogge-Stoneadder is the special and fast adder. The Kogge-Stone adder is a parallel prefix form carry look ahead adder. It generates the carry signals in O(logn) time, and is widely considered to be fastest adder in the industry. An illustration of 4-bit kogge stone adder by taking two 4 bit inputs is shown in Figure 3 . Kogge stone adder is comprised with three units such as preprocessing, carry generator and post processing unit. 
Design and Implementation
Technology is scaling down from micro scale to nano scale day by day. These are the main motivation to develop and implement a high speed multiplier using KSA with Vedic mathematics sutra algorithm is applied, because it execute simple operation and give up results quickly. The two step mainly generation of partial product and addition of partial product involves in multiplication method, these two steps are concurrently compute by the UT algorithm of Vedic Mathematics. This chapter describes the implementation of Vedic multiplier using KSA, with the objective to develop a high speed multiplier based on Vedic sutra in order to improve the reliability and performance of the digital system. This is just one of the many probable applications of the Vedic Mathematics to Engineering and some severe efforts are needed to fully utilize the potential of this interesting field for the progression of Engineering andTechnology
A. Experimental Setup
To design and implement 4x4 bit KSA using MUX, An Vedic Algorithm is applied between the four bit of multiplier and multiplicand say A Similarly, we have presented the block diagram of 8 bit KSA using MUX in Fig. 6 and n bit KSA using MUX is shown in Fig 7. 
B. Design Implementation
The design of proposed Vedic Multiplier is based on a UT algorithm of multiplication. Here the modular (smaller) blocks are used to design the complex one. The 4×4 bit Vedic multiplication unit is further realized by incorporating four similar modules of 2×2 multipliers. The processing in the form of block diagram is depicted in Figure 8 for 4×4 multiplier. VHDL (Verilog Hardware Description Language) is used for the design of vedic multiplier. 
Simulation Results
Kogge-Stone Adder. All the parameters those are in as RCA and KSA (MUX). For the desingning of multipliers components are the same. But both are having the differentdiffrerent parameter like slices, LUTs, IOBs and propagation delay. The main object of this research is that to reduce the propgation delay and slices. If slices are reduced than area of the circuit will automatically reduced. The parameter of te slices are directly proportional to the propgation delay. So as soon as slices are decreased the propagation delay automatically decreased. The simulation of 4 bit Vedic multiplier by using KSA (MUX) is shown in figure 9 . 
Conclusion and Future Work
In Low power Very Large Scale Integration (VLSI) circuits or digital circuits and processing systems designing of high performance and portable devices are very important part. The main parameters of considerations in VLSI circuits are high speed, small area and low cost. The significance of low power is increasing day by day because of changing tendency, packaging and cooling cost, portable systems and reliability. In this research work we studied the parallel prefix form such as Carry Look Ahead Adder and design and implement high speed Kogge-stone adder by using MUX has been done. The future aspects for this research is to design a filter to rescue the blurred signal in Image signal Processing, and design high speed ALU and GPU.
